
143
XMEGA A [MANUAL]
8077I–AVR–11/2012
13.13.12 INT1MASK – Interrupt 1 Mask register
Bit 7:0 – INT1MASK[7:0]: Interrupt 1 Mask bits
These bits are used to mask which pins can be used as sources for port interrupt 1. If INT1MASKn is written to one, pin
n is used as source for port interrupt 1.The input sense configuration for each pin is decided by the PINnCTRL registers.
13.13.13 INTFLAGS – Interrupt Flag register
Bit 7:2 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero
when this register is written.
Bit 1:0 – INTnIF: Interrupt n Flag
The INTnIF flag is set when a pin change/state matches the pin's input sense configuration, and the pin is set as source
for port interrupt n. Writing a one to this flag's bit location will clear the flag. For enabling and executing the interrupt, refer
to the interrupt level description.
13.13.14 PINnCTRL – Pin n Configuration register
Bit 7 – SRLEN: Slew Rate Limit Enable
Setting this bit will enable slew rate limiting on pin n.
Bit 6 – INVEN: Inverted I/O Enable
Setting this bit will enable inverted output and input data on pin n.
Bit 5:3 – OPC: Output and Pull Configuration
Bit
76543210
+0x0B
INT1MSK[7:0]
Read/Write
R/W
Initial Value
00000000
Bit
76543210
+0x0C
–
INT1IF
INT0IF
Read/Write
RRRRRR
R/W
Initial Value
00000000
Bit
7654321
0
SRLEN
INVEN
OPC[2:0]
ISC[2:0]
Read/Write
R/W
Initial Value
0000000
0